Power MOSFET 40 V, Single N–Channel, 101 A DPAK

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- MSL 1/260°C
- AEC Q101 Qualified
- 100% Avalanche Tested
- These are Pb–Free Devices

Applications

- CPU Power Delivery
- DC-DC Converters
- Motor Driver

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

			,		
Param	Symbol	Value	Unit		
Drain-to-Source Voltage	V _{DSS}	40	V		
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain Cur-		$T_{C} = 25^{\circ}C$	Ι _D	101	А
rent ($R_{\theta JC}$) (Note 1)		$T_C = 85^{\circ}C$		78	
Power Dissipation $(R_{\theta JC})$ (Note 1)	Steady	$T_C = 25^{\circ}C$	PD	93.75	W
Continuous Drain Cur-	State	$T_A = 25^{\circ}C$	Ι _D	16.4	А
rent (R _{θJA}) (Note 1)		$T_A = 85^{\circ}C$		12.7	
Power Dissipation $(R_{\theta JA})$ (Note 1)		$T_A = 25^{\circ}C$	PD	2.5	W
Pulsed Drain Current	t _p =10μs	$T_A = 25^{\circ}C$	I _{DM}	300	А
Current Limited by Packa	age	$T_A = 25^{\circ}C$	I _{DmaxPkg}	45	А
Operating Junction and S	Storage Te	mperature	T _J , T _{stg}	–55 to 175	°C
Source Current (Body Di	ode)		I _S	50	А
Drain to Source dV/dt	dV/dt	6.0	V/ns		
Single Pulse Drain-to-Source Avalanche Energy (V _{DD} = 32 V, V _{GS} = 10 V, L = 0.3 mH, I _{L(pk)} = 40 A, R _G = 25 Ω)			E _{AS}	240	mJ
Lead Temperature for So (1/8" from case for 10 s)	oldering Pu	irposes	ΤL	260	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)}	I _D
40 V	4.4 mΩ @ 10 V	101 A
	7.8 mΩ @ 5.0 V	50 A





CASE 369C DPAK (Bent Lead) STYLE 2

MARKING DIAGRAMS & PIN ASSIGNMENT



 Y
 = Year

 WW
 = Work Week

 5802N
 = Device Code

 G
 = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	1.6	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	60	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	105	

Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS						

OFF CHARACTERISTIC	S
---------------------------	---

Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = 10 μ A		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				40		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$			1.0	μΑ
		V _{GS} = 0 V, V _{DS} = 40 V	T _J = 150°C			50	
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±20 V				±100	nA

ON CHARACTERISTICS (Note 3)

Gate Threshold Voltage	V _{GS(TH)}	V_{GS} = V_{DS} , I_D = 250 μ A	1.5		3.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J			-7.4		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V_{GS} = 10 V, I _D = 50 A		3.6	4.4	mΩ
		V_{GS} = 5.0 V, I _D = 50 A		6.5	7.8	
Forward Transconductance	gFS	V _{DS} = 15 V, I _D = 15 A		16.8		S

CHARGES AND CAPACITANCES

Input Capacitance	C _{iss}		5300		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 12 V	850		
Reverse Transfer Capacitance	C _{rss}		550		
Input Capacitance	C _{iss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 25 V	5025		pF
Output Capacitance	C _{oss}	v _{DS} = 25 v	580		
Reverse Transfer Capacitance	C _{rss}		400		
Total Gate Charge	Q _{G(TOT)}		75	100	nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 10 V, V _{DS} = 15 V, I _D = 50 A	6.0		
Gate-to-Source Charge	Q _{GS}	I _D = 50 Å	18		
Gate-to-Drain Charge	Q _{GD}		15		

SWITCHING CHARACTERISTICS (Note 4)

Turn-On Delay Time	t _{d(on)}		14	ns
Rise Time	t _r	V _{GS} = 10 V, V _{DS} = 20 V,	52	
Turn-Off Delay Time	t _{d(off)}	$I_{D} = 50 \text{ A}, \text{ R}_{G} = 2.0 \Omega$	39	
Fall Time	t _f		8.5	


3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)


Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Unit		
DRAIN-SOURCE DIODE CHARACTERISTICS									
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 50 A	$T_J = 25^{\circ}C$		0.9	1.2	V		
		V _{GS} = 0 V, I _S = 20 A	$T_J = 25^{\circ}C$		0.8	1.0			
Reverse Recovery Time	t _{RR}				25		ns		
Charge Time	ta	V _{GS} = 0 V, dls/dt = 100 A/μs, I _S = 50 A			15				
Discharge Time	tb				10				
Reverse Recovery Charge	Q _{RR}				15		nC		

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS





TYPICAL PERFORMANCE CHARACTERISTICS





Figure 12. Thermal Response

ORDERING INFORMATION

Order Number	Package	Shipping [†]
NTD5802NT4G	DPAK (Pb–Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS




DPAK CASE 369C-01 ISSUE D

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
- 2. CONTROLLING DIMENSION: INCHES.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL
- NOT EXCEED 0.006 INCHES PER SIDE. 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY. 6. DATUMS A AND B ARE DETERMINED AT DATUM
- PLANE H

	INC	HES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108	3 REF 2.74 REF		REF
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All or operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications Buyer purchase or use SCILLC products for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative